Ş

Claims

I claim:

- A process for designing semi-conductor memory compo nents (1), in particular DRAM components, whereby the process comprises the following steps:
 - designing of a first layout (2') for a module (2) of the semi-conductor memory component (1) to be used for a first configuration of the semi-conductor memory component (1);
 - designing of a second layout (2'') for the semiconductor memory module (2) to be used for a second configuration of the semi-conductor memory component (1);
- using of the first layout (2') or of the second layout (2'') for the total layout of the semi-conductor memory component (1), depending on the particular configuration of the semi-conductor memory component (1).

20

25

30

10

- 2. A process according to Claim 1, in which the process comprises the following additional steps:
 - designing of a third layout (2''') for the semiconductor memory component module (2) to be used for a third configuration of the semi-conductor memory component (1);
 - using of the first, second or third layout (2', 2'', 2''') for the total layout of the semi-conductor memory components (1), depending on the particular configuration of the semi-conductor memory component (1).

- 3. A process according to Claims 1 or 2, in which the first and second, in particular the first, second and third layouts (2', 2'', 2''') for the semi-conductor memory component module (2) all have essentially the same exterior dimensions.
- 4. A process according to one of above claims, in which the first and second, in particular the first, second and third layouts (2', 2'', 2''') for the semi-conductor memory component module (2) are all essentially arranged at the same locality of the total layout.
- 5. A process according to one of the above claims, in which the process additionally comprises the following 15 steps:

5

10

20

- designing of a further layout (3) for a further module (3a) of the semi-conductor memory component (1);
- using of the further layout (3) for the total layout of the semi-conductor memory component (1), not dependent on the particular configuration of the semi-conductor memory component (1).
- A process according to one of the above claims, in which the semi-conductor memory component (1) is a RAM component.
 - 7. A process according to Claim 6, in which the semiconductor memory component (1) is a DRAM component.
- 30 8. A process according to Claim 7, in which the structure of the DRAM component (1) is essentially identical, as with DRAM components configurable by means of fuses or bonds.

A process according to one of the above claims, in which the further layouts (2', 2'', 2''); and/or the further and third layouts and untru tayouts (2' layouts (9') 9''' analor the further layout (9') and/or additional layouts (9') analor analor additional layouts (9') are arrived and in north analor and in north a in particular when used jointly are exclusively suited to be used in semi-conductor memory components (1), in par-A process according to one of the above claims, in which the module (2) is allocated to a relatively high ticular RAM or DRAM components. and/or medium semi-conductor component design abstraction and in Particular to a sub-system, level, 5 11. A process according to claim 10, in which the module (2) is not allocated to the highest semi-conductor component transfer, logic and/or module level. 10. design abstraction level in particular not to the system 10 A process according to one of the previous claims, which produces a total layout for an SDR or DDR-DRAM and/or 15 a DDR2-DRAM component, and/or CPU/memory level. semi-conductor memory component configuration selected in 13. A process according to one of the above claims, which produces corresponding with the particular semi-conductor 20 produces configuration selected in each case a total memory component configuration Tayout for a semi-conductor memory component (1) with a number of data output bits corresponding with the particular each case. 25 configuration.

- 14. A process according to one of the above claims, which produces corresponding with the particular semi-conductor memory component configuration selected in each case a total layout for a semi-conductor memory component (1) with a data and/or clock pulse rate corresponding with the particular configuration.
- 15. A process according to one of the above claims, which
 10 produces corresponding with the particular semi-conductor
 memory component configuration selected in each case a total
 layout for a semi-conductor-memory component (1) with a
 voltage supply designed in accordance with the particular
 configuration.

15

16. A process for manufacturing semi-conductor memory components (1), in particular DRAM components, whereby the process comprises the following steps:

20

- designing of a first layout (2') for a module (2) of the semi-conductor memory component (1) to be used in a first configuration of the semi-conductor memory component (1);

25

- designing of a second layout (2'') for the module (2) of the semi-conductor memory component (1) to be used for a second configuration of the semi-conductor memory component (1);

30

using of the first layout (2') or of the second layout (2'') for the total layout of the semi-conductor
 memory component (1), depending on the corresponding

configuration of the semi-conductor memory component
(1);

- manufacturing of a mask based on the total layout, in particular a photo mask.
 - 17. A process for manufacturing semi-conductor memory components (1) according to Claim 16, in which the process additionally comprises the step: manufacturing of a semi-conductor memory component (1) by using the manufactured mask, in particular the photo mask.

10